Switch-mode voltage regulators are considered as the dominant choice for low-power integrated power supplies. Employing the advantages of a switch-mode voltage regulator in 0.18µm CMOS technology, a power supply has been designed for a complete System-on-Chip (SoC). While offering enough drive capability for the entire system, the supply provides an extra highly-regulated output for noisesensitive analog blocks. At first, a front-end buck regulator converts the time-variant unregulated input voltage to an initially-regulated general voltage. To further regulate this voltage for noise-sensitive blocks, a new continuous-time buffered voltage source has been added to the circuit. To maximize power efficiency and to benefit from an initiallyregulated input, this source is connected to the front-end switch-mode regulator output. For proper operation, the minimum input voltage to the supply is 1.3V. With this minimum input voltage, the 1.1V switching regulator sources up to 1A output current. The continuous-time 0.9V-buffered source provides up to 100mA for noise-sensitive units. It converts the 1.1V regulated voltage to a 0.9V smooth output.
INTRODUCTION
Switching mechanism is essential for designing power supplies capable of driving heavy resistive and capacitive loads with high power efficiency. As a result, switching regulators achieve a wide variety of applications for portable systems some of which are cell phones, laptops, and wireless transceivers. When optimized properly, they can efficiently convert a time-variant battery voltage to a pre-determined, stable, and moderately-regulated output. In these regulators, the periodic mechanism of transferring and storing energy, from magnetic in an inductance into electrical in a capacitor, is carried out using switches regularly connecting and disconnecting the input voltage to the output. Unfortunately, switching injects noise to the output. Recent studies to model this noise show that its magnitude can be considerably higher than the value predicted by available simulators [1] . Hence, switching regulators are avoided when noise level is of main concern. For such cases, a design approach based on solely linear regulators is adopted at the cost of lower efficiency [2] .
A general-purpose power supply with 1.3V minimum input voltage, a 1.1V moderately-regulated voltage with 1A driving capability for digital units and at last 0.9V-100mA smooth and highly-reliable voltage for certain analog noise-sensitive blocks has been designed in this work. To realize the 0.9V-100mA output node, a modified architecture with numerous advantages with respect to the conventional low-dropout regulators is devised [3] . Fig 1 shows system-level architecture of the regulator used to convert the input voltage to a 1.1V-1A output [4] [5] [6] [7] [8] [9] . The structure of this DC-DC converter, with more details, is depicted in Fig 2. The power line, consisting of L and C and 
SWITCHING REGULATOR OF THE DESIGN
In practice, as 0 < After comparison, a low-frequency error signal is generated by the error amplifier (EA out ). Comparing the error signal with a periodic ramp signal (V ramp ), a pulse-width modulated voltage thus is generated that determines the interval each power switch should stay on. Table 1 shows the system-level specifications of the switching regulator that is designed for this power supply unit. Using off-chip LC components with intrinsic resistance of 10mΩ, the magnitude of the output-transferred spikes should not exceed from 100mV. With 1MHz switching frequency, transient load-and line-regulations should be also smaller than 5%. 
With wide track bandwidth, this method proves to be useful for achieving high-speed transient line-and load-regulations [6] .
Resistors and capacitors can be optimized to push the speed/stability envelope away as much as possible.
The feedback path of Fig 2 also contains a continuous-time comparator for comparing EA out -V ramp . Simplicity and small propagation delay between input and output are the two fundamental requirements of this block. The employed comparator of this design combines both features simultaneously [11] . To generate pulse and ramp signals of Fig 2 , a design approach based on digital flip-flops was developed [8] . At last, low-voltage architecture of [12] was employed to generate a stable bandgap reference voltage.
A. System-level simulation of the switching regulator
Unlike linear regulators, numerous number of cycles and consequently a long period is required to characterize the behavior of a switching regulator under different transient load-, line-and start-up conditions. Additionally, almost all the building blocks of a switching regulator have their role on the output response. When all these factors are included into a circuit-level simulator, every single simulation of the regulation loop becomes a time-consuming process. This complicates the design and optimization of the regulator and makes it difficult to specify an optimized structure within a due course. To speed up the process and to investigate the systemlevel behavior of a switching regulator under transient conditions, VHDL behavioral models are developed to be replaced with real circuits [4, 13] . When modeled carefully, while simulation speed is getting dramatically higher than the circuit-level simulator, the accuracy of the results is comparable.
In this design, regarding the need to study the stability of the regulator under different conditions, a system-level prototype is implemented within Matlab Simulink. The initial model was designed with the aim to achieve the specifications of Table 1 . With this model, it is made possible to optimize the systemlevel key parameters such that stability is guaranteed. (3) is used to model the behavior of error amplifier and compensation network and so on. Using this model, both start-up response and stability of the regulator are optimized.
B. Circuit-level simulation of the switching regulator
In this research, the voltage regulator shown in Fig. 2 is simulated in TSMC 0.18µm CMOS technology. The solidline in Fig 5 depicts the start-up response of the result with 1.3V supply voltage and 0.1A output current. As it is seen, the start-up response of the circuit is similar to the result of the system-level simulation shown as a dotted line. The difference is between moments the output response settles down to its final value. This originates from the fact that system-level model does not account for second-order and non-linear effects such as limited slew-rate and load current drive capability. However, system-level representation succeeds to accurately predict the regulation loop stability. Fig. 6 shows the bandgap reference output curve against temperature. This voltage maintains the switching output to its predetermined value, i.e. 1.1V. For 1.3V voltage supply, steady-state power consumption of the reference is roughly 44µW. Fig 9 shows the proposed architecture susbstituted with conventionally-used low-dropout regulators (LDOs). The circuit is capable of supplying high load currents. Besides, its absolute value can typically be chosen smaller, equal, or larger than the silicon bandgap voltage, 1.2V. As another advantage over LDO, the temperature-sensitivity of the proposed reference can be smaller for identical area and power. In this configuration, the negative input terminal of error amplifier is biased via a simple complementary-toabsolute-temperature (CTAT) voltage source. In order to directly compensate for the temperature dependence of the output voltage, a PTAT current source has also been added. Assuming a high DC gain for the amplifier, the reference voltage (V ref ) can be calculated from 2 2 1 (1 ) .
LINEAR VOLTAGE SOURCE OF THE DESIGN
The two temperature-dependant signal sources can directly cancel out each other in the output. The result is therefore a buffered voltage source with low-sensitivity to temperature variations. 
CIRCUIT-LEVEL IMPLEMENTATION OF THE SUPPLY
The described power supply, with switching regulator described in Section 2 and voltage reference of Section 3 is simulated in this research (Fig 12) . The switching regulator output is 1.1V while the output of the linear voltage source is 0.9V. This makes it possible to permanently maintain the proposed voltage reference at the edge of its dropout voltage, thereby maximizing power efficiency. The maximum load current of the switching regulator is 1A. A small portion of this current is drawn by the 100mA voltage reference. With no further regulation required digital logics, as the main part of the system, directly supply from the switching output. Fig 13 illustrates the transient-line regulation of the switching output. This happens when the line voltage is a pulse stepping from 1.3V to 1.8V and from 1.8V to 1.3V. It proves the fact that the variations of the main supply, when transferred to reference reference output, are highly attenuated. To further investigate the behavior, the effect of switching regulator transient-load regulation is considered on buffered reference. For 1.3V and 1.8V supply voltages, a 1A pulse current was applied to the switching output. Fig 14 presents the results. As it is clear, the fluctuations of switching output are suppressed when propagated to reference output.
CONCLUSIONS
In general, there are two options to regulate a noisy variable input supply to a pre-determined value; linear regulation and switching regulation. Linear regulators are continuous-time with high power-supply rejection, and less complicated compared to switching regulators. In contrast, switching regulators are more power-efficient and propagate less heat. For portable applications although high power-conversion efficiency increases battery life-time, the generated electrical and magnetic noise level usually becomes unacceptable for analog and RF applications. Simulation procedures of a buck DC-DC converter are discussed in this paper. By designing of a switching regulator in 0.18µm technology, simulation results of a complete power supply are presented. The linear voltage regulator of the architecture is a modified voltage reference with more operational advantages.
